J. M. Proth and X. Xie, Modlisation, analyse et optimisation des systmes fonctionnement cyclique, 1995.

C. Hanen and A. Munier, Cyclic scheduling on parallel processors: An overview, Scheduling theory and its applications. J. Wiley and sons, 1994.

V. H. Allan, R. B. Jones, R. M. Lee, and S. J. Allan, Software pipelining, ACM Computing Surveys, vol.27, issue.3, pp.367-432, 1995.
DOI : 10.1145/212094.212131

B. and R. Rau, Iterative modulo scheduling, Proceedings of the 27th annual international symposium on Microarchitecture , MICRO 27, pp.63-74, 1994.
DOI : 10.1145/192724.192731

URL : http://www.hpl.hp.com/techreports/94/HPL-94-115.pdf

C. Artigues and B. D. De-dinechin, Resource-Constrained Project Scheduling: Models, Algorithms, Extensions and Applications, C. Artigues, S. Demassey, E. Nron, 2008.
DOI : 10.1002/9780470611227

URL : https://hal.archives-ouvertes.fr/hal-00482946

P. Brucker, A. Drexl, R. Mohring, K. Neumann, and E. Pesch, Resource-constrained project scheduling: Notation, classification, models, and methods, European Journal of Operational Research, vol.112, issue.1, pp.3-41, 1999.
DOI : 10.1016/S0377-2217(98)00204-5

H. Chou and C. Chung, UPPER BOUND ANALYSIS OF SCHEDULING ARBITRARY-DELAY INSTRUCTIONS ON TYPED PIPELINED PROCESSORS, International Journal of High Speed Computing, vol.04, issue.04, pp.301-312, 1992.
DOI : 10.1142/S0129053392000146

F. Gasperoni and U. Schwiegelshohn, GENERATING CLOSE TO OPTIMUM LOOP SCHEDULES ON PARALLEL PROCESSORS, Parallel Processing Letters, vol.04, issue.04, pp.391-403, 1994.
DOI : 10.1142/S0129626494000363

J. Wang, C. Eisenbeis, M. Jourdan, and B. Su, Decomposed software pipelining: A new perspective and a new approach, International Journal of Parallel Programming, vol.19, issue.7, pp.351-373, 1994.
DOI : 10.1007/BF02577737

P. Calland, A. Darte, and Y. Robert, Circuit retiming applied to decomposed software pipelining, IEEE Transactions on Parallel and Distributed Systems, vol.9, issue.1, pp.24-35, 1998.
DOI : 10.1109/71.655240

URL : https://hal.archives-ouvertes.fr/hal-00856850

C. E. Leiserson and J. B. Saxe, Retiming synchronous circuitry, Algorithmica, vol.9, issue.No. 1, p.17797, 1988.
DOI : 10.1145/321992.321993

URL : http://www.cs.columbia.edu/~cs6861/handouts/leiserson-algorithmica-88.pdf